

LET'S NOT TRUST EXPERIENCE BLINDLY: FORMAL MONITORING OF HUMANS AND OTHER CPS


Maximilian Schwenger

Saarland
University




RESPONSIVE NEUROSTIMULATOR

CORTICAL ELECTROENCEPHALOGRAPH



Heck et al., "Two-year seizure reduction in adults with medically intractable partial onset epilepsy treated with responsive neurostimulation: Final results of the RNS System Pivotal trial", *Epilepsia* 2014




Sun et al., "Responsive Cortical Stimulation for the Treatment of Epilepsy", *Neurotherapeutics* 2008

Kossoff et al., "Effect of an External Responsive Neurostimulator on Seizures and Electrographic Discharges during Subdural Electrode Monitoring", *Epilepsia* 2004

RESPONSIVE NEUROSTIMULATOR


CORTICAL ELECTROENCEPHALOGRAPH




medically intractable partial onset epilepsy treated with responsive neurostimulation: Final results of the RNS System Pivotal trial", Epilepsia 2014

Kossoff et al., "Effect of an External Responsive Neurostimulator on Seizures and Electrographic Discharges during Subdural Electrode Monitoring", Epilepsia 2004

OUR GOAL




**Trust me,
I'm a (medical) doctor**




**Trust me,
I'm an engineer**

OUR GOAL




**Trust me,
I'm a (medical) doctor**




~_(ツ)_/~

It's ML

OUR GOAL



Trust me,
I'm a (medical) doctor



+

**FORMAL
GUARANTEES
ON RUNTIME
BEHAVIOR**


~_(ツ)_/~

It's ML

STATIC VERIFICATION



System S



Controller C



Specification φ

VERIFY:

$$\forall \sigma \in \text{runs}(S \parallel C): \sigma \models \varphi$$

WHEN STATIC VERIFICATION FAILS

Complexity

$$\dot{p} = Rv$$

$$\dot{R} = R\hat{\omega}$$

$$\dot{v} = -\omega \times v + R^T \bar{g} + f_v(\omega, v, \alpha, \beta, \omega_r, \delta_c, \delta_r)$$


$$\dot{\omega} = -J^{-1}(\omega \times J\omega) + f_w(\omega, v, \alpha, \beta, \omega_r, \delta_c, \delta_r)$$

$$\dot{\alpha} = f_\alpha(\omega, v, \alpha, \beta, \omega_r, \delta_a, \delta_e)$$


$$\dot{\beta} = f_\beta(\omega, v, \alpha, \beta, \omega_r, \delta_a, \delta_e)$$

$$\dot{\omega}_r = f_r(\omega, v, \omega_r, \delta_c, \delta_r)$$

Lack Of Knowledge




Non-Determinism



STATIC VERIFICATION



System S



Controller C



Specification φ

VERIFY:

$$\forall \sigma \in \text{runs}(S \parallel C): \sigma \models \varphi$$

RUNTIME MONITORING

VERIFY:

$\forall \sigma \in \text{runs}(S \parallel C): \sigma \models \varphi$



Given $\sigma \in \text{runs}(S \parallel C):$

$\sigma \models \varphi$

REQUIREMENTS

EMBEDDED


REAL-TIME

STATISTICS

FAST

FORMAL

THROUGH THE ZOO OF RV APPROACHES*




Data-Driven

SW Tie-Ins

- [1] A. Bauer, M. Leucker, C. Schallhart. "Runtime verification for LTL and TLTL". ACM Trans. Softw. Eng. Methodol. 2011
- [2] A. Bauer, M. Leucker, C. Schallhart. "The good, the bad, and the ugly, but how ugly is ugly", RV 2007
- [3] C. Mascle, D. Neider, M. Schwenger, P. Tabuada, A. Weinert, M. Zimmermann, "From LTL to rLTL Monitoring: Improved Monitorability through Robust Semantics", arxiv 2019
- [4] O. Maler, D. Nickovic, "Monitoring Temporal Properties of Continuous Signals", FORMATS 2004
- [5] D. Basin F. Klaedtke, S. Marinovic, E. Zalinescu, "Monitoring of temporal first-order properties with aggregations", FSM D 2015

* rather a tiny fraction thereof

THROUGH THE ZOO OF RV APPROACHES*




SW Tie-Ins

- [6] P. Caspi, D. Pilaud, N. Halbwachs, J. Plaice, "Lustre: A Declarative Language for Programming Synchronous Systems", POPL 1987
- [7] F. Gorostiaga, C. Sánchez, "Striver: Stream Runtime Verification for Real-Time Event-Streams", RV 2018
- [9] B. D'Angelo, S. Sankaranarayanan, C Sánchez, W. Robinson, B. Finkbeiner, H. Sipma, S. Mehrotra, Z. Manna, "LOLA: Runtime Monitoring of Synchronous Systems", TIME 2005
- [10] P. Faymonville, B. Finkbeiner, S. Schirmer, H. Torfah, "A Stream-Based Specification Language for Network Monitoring", RV 2016
- [11] P. Faymonville, B. Finkbeiner, M. Schledjewski, M. Schwenger, M. Stenger, L. Tentrup, H. Torfah, "StreamLAB: Stream-based Monitoring of Cyber-Physical Systems", CAV 2019
- [12] J. Baumeister, B. Finkbeiner, M. Schwenger, H. Torfah, "FPGA-based Monitoring of Real-time Properties", EMSOFT 2019

* rather a tiny fraction thereof

THROUGH THE ZOO OF RV APPROACHES*



JavaMOP [13]

Aspects [14]

DTrace [15] ⚡ **Em**

SW Tie-Ins


[13] F. Chen, G. Roşu, "Java-MOP: A Monitoring Oriented Programming Environment for Java", TACAS 2005

[14] K. Havelund, E. Van Wyk, "Aspect-Oriented Monitoring of C Programs"


[15] C. Rosenberg, M. Steffen, V. Stolz, "Leveraging DTrace for Runtime Verification", RV 2016

* rather a tiny fraction thereof


RTLOLA IN A NUTSHELL




ASYNCHRONY



ASYNCHRONY



ASYNCHRONY



RTLola: SYNTAX + TYPES

input a: *Int32*

Int32 {a}

input b: *Float32*

Float32 {b}

RTLola: SYNTAX + TYPES

input a: *Int32*

<i>Int32</i>	{a}
--------------	-----

input b: *Float32*

<i>Float32</i>	{b}
----------------	-----

output c := a.offset(by: -1)

<i>Int32</i>	{a}
--------------	-----

RTLola: SYNTAX + TYPES

input a: *Int32* *Int32* {a}

input b: *Float32* *Float32* {b}

output c := a.offset(by: -1) *Int32* {a}

output d := a + b *Int32* \sqcap *Float32* = *Float32* {a,b}

RTLola: SYNTAX + TYPES

input a: *Int32* *Int32* {a}

input b: *Float32* *Float32* {b}

output c := a.offset(by: -1) *Int32* {a}

output d := a + b *Int32* \sqcap *Float32* = *Float32* {a,b}

output e := a.hold() *Int32* ?

RTLola: SYNTAX + TYPES

input a: *Int32* *Int32* {a}

input b: *Float32* *Float32* {b}

output c := a.offset(by: -1) *Int32* {a}

output d := a + b *Int32* \sqcap *Float32* = *Float32* {a,b}

output e @3Hz := a.hold() *Int32* 3Hz

RTLola: SYNTAX + TYPES

input a: *Int32* *Int32* {a}

input b: *Float32* *Float32* {b}

output c := a.offset(by: -1) *Int32* {a}

output d := a + b *Int32* \sqcap *Float32* = *Float32* {a,b}

output e @3Hz := a.hold() *Int32* 3Hz

output f := a = b ⚡ ⚡ ⚡ {a,b}

RTLola: SYNTAX + TYPES

input a: *Int32* *Int32* {a}

input b: *Float32* *Float32* {b}

output c := a.offset(by: -1) *Int32* {a}

output d := a + b $\text{Int32} \sqcap \text{Float32} = \text{Float32}$ {a,b}

output e @3Hz := a.hold() *Int32* 3Hz

output f := a = b ⚡ ⚡ ⚡ {a,b}

output g := e + a *Int32* ⚡ ⚡

RTLola: SYNTAX + TYPES

input a: *Int32* *Int32* {a}

input b: *Float32* *Float32* {b}

output c := a.offset(by: -1) *Int32* {a}

output d := a + b *Int32* \sqcap *Float32* = *Float32* {a,b}

output e @3Hz := a.hold() *Int32* 3Hz

output f := a = b ⚡ ⚡ ⚡ {a,b}

output g := e + a *Int32* ⚡ ⚡

output h := a.aggr(over: 3s, using: γ)

*Int32** \rightarrow T

RTLola: SYNTAX + TYPES

input a: *Int32* *Int32* {a}

input b: *Float32* *Float32* {b}

output c := a.offset(by: -1) *Int32* {a}

output d := a + b *Int32* \sqcap *Float32* = *Float32* {a,b}

output e @3Hz := a.hold() *Int32* 3Hz

output f := a = b ⚡ ⚡ ⚡ {a,b}


output g := e + a *Int32* ⚡ ⚡

output h @2Hz := a.aggr(over: 3s, using: γ) *T* 2Hz

*Int32** \rightarrow *T*


SLIDING WINDOWS

output h := s .aggr(over: $1.5p$, using: γ)




SLIDING WINDOWS

```
output h := s.aggr(over: 1.5p, using:  $\gamma$ )
```




SLIDING WINDOWS

```
output h := s.aggr(over: 1.5p, using:  $\gamma$ )
```




SLIDING WINDOWS

```
output h := s.aggr(over: 1.5p, using:  $\gamma$ )
```




SLIDING WINDOWS

```
output h := s.aggr(over: 1.5p, using:  $\gamma$ )
```




SLIDING WINDOWS

```
output h @p-1Hz := s.aggr(over: 1.5p, using: γ)
```




SLIDING WINDOWS

```
output h @p-1Hz := s.aggr(over: 1.5p, using: γ)
```




SLIDING WINDOWS

```
output h @p-1Hz := s.aggr(over: 1.5p, using: γ)
```




SLIDING WINDOWS

```
output h @p-1Hz := s.aggr(over: 1.5p, using: γ)
```



SLIDING WINDOWS

```
output h @p-1Hz := s.aggr(over: 1.5p, using: γ)
```



PRACTICALITY

```
input CSL, DL: Float64
input rec, stim: Bool
```

```
output twitch := abs(derive(3,CLS))
```

```
output avg_long @100mHz := twitch.aggr(over: 2000s, using: avg)
```

```
output avg_short @1kHz := twitch.aggr(over: 2ms, using: avg)
```


```
output spike @1kHz := avg_short > avg_long.hold() + ε
```

```
trigger spike ∧ ¬rec.aggr(over: 2ms, using: any)
```

“seizure not recognized”

```
trigger @1kHz rec.aggr(any, 5ms) ∧ ¬stim.aggr(any, 3ms)
```

“stimulation not triggered”



REQUIREMENTS

EMBEDDED



REAL-TIME



STATISTICS




FAST

FORMAL




RUNNING TIME

50% EV, 50% P



200K EV+P



Huge thanks to Leander, Marvin, and Malte!

REQUIREMENTS

EMBEDDED



REAL-TIME



STATISTICS




FAST



FORMAL



SUMMARY



SUMMARY

RNS® Neurostimulator

RTLOLA / STREAMLAB

SENSOR

SENSOR

SENSOR

Event
Processor

Time
Processor

VERDICT

VERDICT



EMBEDDED

REAL TIME

L

OUTLOOK



OUTLOOK



OUTLOOK

