



Message Sequence Charts			REVIEW
Communication/ local computations	Shared memory	Message passing Synchronous Asynchronou	
Communicating finite state machines	StateCharts, StateFlow		SDL, MSCs
Data flow model ⊂ Computational			Kahn process networks, SDF Petri nets
graphs			
Von Neumann model	C, C++, Java	C, C++, Java with libraries CSP, ADA	
Discrete event (DE) model	VHDL, Simulink	Only experimental systems, e.g. distributed DE in Ptolemy	
BF - ES			- 3-









HMSCs	REVIEW
 HMSC is a finite state automaton whose st labeled with MSCs over (<i>P</i>, <i>M</i>, <i>Act</i>). Results in finite specifications involving choice, and iteration operations over a finite set of seed [in general, specification can be hierarchication of the automaton can be labeled by an HM an MSC. Here: flattened HMSCs, <i>message sequence grap</i> 	ates are concatenation MSCs. al, i.e. a state SC instead of ohs (MSGs).]
BF - ES	- 8-





Level	Mandatory (solid lines)	Provisional (dashed lines)
Chart	All runs of the system satisfy the chart	At least one run of the system satisfies the chart
Location	Instance must move beyond location/time	Instance run need not move beyond loc/time
Message	If message is sent, it will be received	Receipt of message is not guaranteed
Condition	Condition must be met; otherwise abort	If condition is not met, exit subchart







VHDL		
BF - ES		- 15-

Communication/	Shared	Message passing	
local computations	memory	Synchronous	Asynchronous
Communicating finite state machines	StateCharts, StateFlow		SDL, MSCs
Data flow model ⊂			Kahn process networks, SDF
Computational graphs			Petri nets
Von Neumann model	C, C++, Java	C, C++, Java with libraries CSP, ADA	
Discrete event (DE) model	VHDL, Simulink	Only experimental systems, e.g. distributed DE in Ptolemy	



Goals Main goal was modeling of digital circuits
 Modelling at various levels of abstraction
 I echnology-independent → Re-Usability of specifications
 Standard
\Rightarrow Portability (different synthesis and analysis tools possible)
 Validation of designs based on the same description language for different levels of abstraction
 Powerful description language
 Contains also many aspects of imperative programming languages > VHDL is able to describe software, too.
 Here: Only some aspects of VHDL, not complete language.
BF - ES - 18 -















Processes – Examples (1)	$ \geq $
<pre>architecture RTL of NANDXOR is begin process begin if (C='0') then D <= A nand B after 5 ns; else D <= A and B after 10 ns; end if; wait on A, B, C; end process; end RTL;</pre>	
BF - ES	- 26 -



Proc	esses – Examples (3) – P Q – CLK – E	
	<pre>architecture RTL of DFF is begin p : process begin if (clk'event) and (clk='1') then Q <= D; end if; wait on clk; end process p; end RTL;</pre>	
CLK D BF-ES		- 28 -























$t_{corr} = 0$
Transaction Lift
(a, 1, 10 us)
(6, 0, 10hr)
(c_1, o_1, o_{NS})
(d. A. Ous)
a be lit:
rocen activation must
() A Eus)
(swap 2)



Example	tun = 0
<pre>architecture behaviour of exampl signal a : std_logic := `0`; signal b : std_logic := `1`; signal c : std_logic := `1`; signal d : std_logic := `0`; begin swap1: process(a, b) begin</pre>	The is $\begin{aligned} \zeta_{120} \\ \downarrow_{121} \\ (\alpha_1 \Lambda_1 \Lambda_0 u_3) \\ (\zeta_1 0, 10 u_3) \end{aligned}$
a <= b after 10 ns; b <= a after 10 ns; end process;	PAL: (swep2, ATues)
swap2: process begin c <= d; d <= c; wait for 15 ns; end process;	
end architecture;	
BF - ES	- 42 -

































