# **Embedded Systems**





## **Processing units**

Need for efficiency (power + energy):

Why worry about energy and power?



*"Power is considered as the most important constraint in embedded systems"* [in: L. Eggermont (ed): Embedded Systems Roadmap 2002, STW]

Energy consumption by IT is the key concern of green computing initiatives (embedded computing leading the way)



http://www.esa.int/images/earth,4.jpg

# **Low Power vs. Low Energy Consumption**

- $\blacksquare$  Minimizing **power consumption** important for
	- the design of the power supply
	- the design of voltage regulators
	- the dimensioning of interconnect
	- short term cooling
- $\blacksquare$  Minimizing **energy consumption** important due to
	- restricted availability of energy (mobile systems)
		- limited battery capacities (only slowly improving)
		- very high costs of energy (solar panels, in space)
		- –RF-powered devices
	- cooling
		- <u>– Listo </u> high costs
		- limited space
	- dependability
- CS ES. long lifetimes, low temperatures and the state of the state of the state of the state of the state of





**REVIEW**











### **Introduction**

$$
P = P_{SC} + P_{SW} + P_{LK}
$$

...Short Circuit Power *SC P*

...Switching Power *SWP*

...Leakage Power *LKP*

Minimize I<sub>leak</sub> by:

- $\blacksquare$  Reducing operating voltage
- **Fewer leaking** transistors



# **REVIEW**

# **Generic Energy Model**

$$
E_{total} = \sum_{n=0}^{n_{total}} [E_i(n) + E_d(n) + E_c(n) + E_p(n)]
$$

- The overall energy consumption is split into 4 parameters
	- $E_i$ instruction dependent energy dissipation
		- Independent on source and target operands and operand values
		- Estimation based on base cost and CSO (Tiwari et all.)
	- **Ed data dependent energy dissipation** 
		- Energy consumption of each instruction depends on operands and operand values
		- Hamming distance and hamming weight
	- **Ec energy dissipation of the cache system** 
		- Cash hit / miss
	- **EP memories and peripherals** 
		- Power state models
- ٠ Huge number of parameters, which have to be characterized

### **REVIEW**

# **Instruction Path Energy Dissipation**

- $\blacksquare$  Considers only instruction flow in pipeline
	- $\blacksquare$ Base Costs (BC)
	- Circuit State Overhead (CSO)



 $\sum BC(i) + \sum$   $\equiv$  $=$  > BC(t) + > CSO(tnstr\k\.tnstr\k+ *kn k* $E_i = \sum_{i} BC(i) + \sum_{i} CSO(instr[k], instr[k+1], k)$ 1 0 $(i) + \sum CSO(instr[k], instr[k+1], k)$ 

## **REVIEW**

# **Power/Energy Optimization Levels**

- $\blacksquare$  HW level
	- •Low power design (transistors, gates, clock gating, …)
- $\blacksquare$  Machine code optimization
	- Operand switching
	- •Instruction reordering: minimize circuit state overhead
	- •Instruction replacing: use low power instructions
- $\blacksquare$  Source level optimization
	- • Algorithmic transformations: simplify computation by reducing quality of service
	- Loop optimization parallel loads
- HW-System level Power Optimization
	- •Data Representation (bus encoding)
	- •Memory Design Optimization (access, architecture, partitioning)
- **System Level** 
	- •Dynamic Power Management
	- Dynamic voltage scaling / dynamic frequency scaling
- $-$  -definition of the contract of the contra •Remote processing

CS - ES

# **Bus and Memory Design Optimizations**

# **Data Representation (1)**

- **System bus lines have a high capacitive load**
- $\blacksquare$ Bus system has a high impact on total power
- Use data encoding to reduce switching activity!
	- $\blacksquare$  Choose a representation for the information being transferred such that bus activity is minimized



# **Data Representation (2)**

# **Bus encoding techniques**

- $\blacksquare$ Bit encoding: Indicates the way 1's and 0's are represented
- Word encoding
- Codes:
	- **Bus-Invert Code: Invert current pattern if hamming distance to** previous pattern is larger than 0.5. this technique requires additional redundant bus line.
	- **Address-Bus Encoding: Gray code, T0 code has improved** performance compared to Gray code for in-sequence addresses by using redundant information

# **Bus-Invert Code - example**



Overhead of codec must be taken into account when doing the power balance.

- Look at two consecutive patterns, A and B.
- •If  $H(A,B) \leq N/2$ , then transmit B.
- If  $H(A,B)$  > N/2, then transmit B'.

 $N = Bus$  width. H(A,B) = Hamming distance between A and B.

# **Power dissipation on the address bus**

- **Differences to the data bus:** 
	- Data not randomly distributed
	- Often sequential addresses (eg. FIFO implemented by a RAM and a counter)
	- Bus Invert coding brings no benefit (just overhead)
	- Gray Coding is the better solution (Hamming distance always 1)
		- -Binary code for continuous numbering
	- sometimes a combination of GRAY coding and Bus Invert Coding is the solution

# **Memory Design Optimization**

- **Minimization of memory access power** 
	- Fixed memory access patterns
		- Optimize memory hierarchy
	- Fixed memory architecture
		- Optimize memory access patterns
	- $\blacksquare$  Concurrent optimization of memory architecture and access patterns

# **• Minimization of information transfer power**

- **Code density optimization**
- $\blacksquare$ Data density optimization

# **Memory Architecture**

- **Enforce locality in the cache and memory** subsystem
	- $\blacksquare$ Data replication
	- $\blacksquare$ Alternatives to caches (scratch pad buffers)
	- $\blacksquare$ Memory partitioning
- **General purpose memory hierarchy**



# **Memory Partitioning**

- $\blacksquare$ Power consumption depends on memory block size
- **Consider memory access profile and split monolithic** memory blocks into several blocks



# **System Level**

- **Dynamic voltage scaling / dynamic frequency scaling**
- **Dynamic Power Management**
- **- Remote processing**

# **Fundamentals of dynamic voltage scaling (DVS)**

Power consumption of CMOS circuits (ignoring leakage): *f* : clock frequency  $V^{\,}_{dd}$  : supply voltage  $C_{L}$  : load capacitance  $\alpha$ : switching activity with  $P = \alpha C_L V_{dd}^2 f$ 

Delay for CMOS circuits:

$$
\tau = k C_L \frac{V_{dd}}{(V_{dd} - V_t)^2} \text{ with}
$$
  
V<sub>t</sub>:threshold voltage  
(V<sub>t</sub>  $<$  than V<sub>dd</sub>)

 $^\circledast$  Decreasing  $\mathit{V}_{dd}$  reduces  $P$  quadratically, while the run-time of algorithms is only linearly increased

## **Example: Processor with 3 voltages Case a): Complete task ASAP**

Task that needs to execute  $10^9$  cycles within 25 seconds.



CS - ESen andere en de statistike en de statistik

# **Case b): Two voltages**





# **Case c): Optimal voltage**



# **Observations**

- **A** minimum energy consumption is achieved for the ideal supply voltage of 4 Volts.
- $\blacksquare$  In the following: variable voltage processor  $\blacksquare$ processor that allows any supply voltage up to a certain maximum.
- It is expensive to support truly variable voltages, and therefore, actual processors support only a few fixed voltages.

### **Low voltage, parallel operation more efficient than high voltage, sequential operation**

#### **Basic equations**

Power: *P*Maximum clock frequency: Time to run a program:  $t \sim 1/f$ 

 $P \sim V_{DD}^2$ ,  $f \sim V_{DD}$ , Energy to run a program:  $E = P \times t$ , with:  $t =$  runtime (fixed)

#### Changes due to parallel processing, with  $\alpha$  operations per clock:

Clock frequency reduced to: Voltage can be reduced to: **Power for parallel processing:** Power for  $\alpha$  operations per clock:  $P' = \alpha \times P^{\circ} = P / \alpha$ , Time to run a program is still: Energy required to run program:

$$
f' = f / \alpha,
$$
  
\n
$$
V_{DD}' = V_{DD} / \alpha,
$$
  
\n
$$
P^{\circ} = P / \alpha^2 \text{ per operation},
$$
  
\n
$$
P' = \alpha \times P^{\circ} = P / \alpha,
$$
  
\n
$$
t' = t,
$$
  
\n
$$
E' = P' \times t = E / \alpha
$$

Argument in favour of voltage scaling, VLIW processors, and multi-cores

Rough approximations!

# **Application: VLIW procesing and voltage scaling in the Crusoe processor**

- VDD: 32 levels (1.1V 1.6V)
- $\blacksquare$ Clock: 200MHz - 700MHz in increments of 33MHz
- Scaling is triggered when CPU load change is detected by software
	- More load: Increase of supply voltage (~20) ms/step), followed by scaling clock frequency
	- Less load: reduction of clock frequency, followed by reduction of supply voltage
- Worst case (1.1V to 1.6V VDD, 200MHz to 700MHz) takes 280 ms

CS - ESen andere en de statistike en de statistik

# **Result (as published by transmeta)**

#### Pentium

#### Crusoe



[www.transmeta.com] Running the same multimedia application.

# **More parallelism**

- As long as enough parallelism exists, it is more efficient to achieve the same performance by doubling the number of cores rather than doubling the frequency.
- **There are at least three camps in the computer architects** community
	- **Multi-cores Systems will continue to contain a small number of** "big cores" – Intel, AMD, IBM
	- Many-cores Systems will contain a large number of "small cores" Sun T1 (Niagara)
	- **Asymmetric-cores** combination of a small number of big cores and a large number of small cores – IBM *Cell architecture (Playstation 3)*

# **Cell Overview**



#### **Cell Prototype Die (Pham et al, ISSCC 2005)**

- $\blacksquare$  IBM/Toshiba/Sony joint project - 4-5 years, 400 designers
	- $\blacksquare$ 234 million transistors, 4+ Ghz
	- $\sim$  26  $\blacksquare$ 256 Gflops (billions of floating pointer operations per second)

CS - ES

#### **Cell Overview - Main Processor Cell Prototype Die (Pham et al, ISSCC 2005)**



- One 64-bit PowerPC processor
	- 4+ Ghz, dual issue, two threads
	- $CS$  ES  $\sim$   $\sim$   $27$ ■ 512 kB of second-level cache

 $27 - 27 -$ 

# **Cell Overview - SPE**



#### **Cell Prototype Die (Pham et al, ISSCC 2005)**

- 28 -

- $\blacksquare$  Eight Synergistic Processor Elements
	- Or "Streaming Processor Elements"
	- $\text{CS}$   $\text{ES}$  Processors with acquainted 200KD of moment  $\text{C}$  (not easily  $28$ ■ Co-processors with dedicated 256kB of memory (not cache)

# **Dynamic power management (DPM)**

- The power manager (PM) implements a control procedure based on observations and assumptions about the workload.
- The control procedure is called a policy.
- "Oracle" power manager



# **Implementation**

### **Hardware**

- **Frequency reduction**
- **Supply voltage**
- Power shutdown
- Software
	- Mostly used
	- **Most flexible**
- **Operative system power manager (OSPM)** 
	- Microsoft's OnNow
	- ACPI (Advanced Configuration and Power Interface)

# **Modeling**

■ View the system as a set of interacting powermanageable components (PMCs), controlled by the power manager (PM).



# **Modeling**

- **Independent PMCs.**
- Model PMCs as FSMs
- **Transition between states have a cost.**
- The cost is associated with delay, performance and power loss.
- Service providers and service requesters.

# **Dynamic power management (DPM)**

### **Example: STRONGARM SA1100**

- RUN: operational
- IDLE: a sw routine may stop the CPU when not in use, while monitoring interrupts
- **SLEEP: Shutdown of** on-chip activity



### **Power and performance issues..**

- **Break-even time T**<sub>be</sub> minimum length of an idle period to save power. Move to sleep state if  ${\sf T}_{\sf idle} > {\sf T}_{\sf be}$ 
	- ${\sf T}_0$  : Transition delay (shutdown and wakeup)
	- $\, \mathsf{E}_{\mathsf{0}} \,$  : Transition energy
	- $\ P_s$  ,  $\mathsf P_w$  : Power in sleeping and working states

$$
P_w \times T_{be} = E_0 + P_s(T_{be} - T_0) \Rightarrow T_{be} = \frac{(E_0 - P_s \times T_0)}{P_w - P_s}
$$

$$
T_{be} = \max \left[ \frac{E_0 - P_s \times T_0}{P_w - P_s}, T_0 \right]
$$

# **Policies**

- Different categories:
	- **•** Predictive
	- **Adaptive**
	- **Stochastic**
- Application dependent
- Statistical properties
- Resource requirements

## **System modeling**



# **ACPI (Advanced Configuration and Power Interface)**



ACPI is platform independent general specification

- п Integrate power management features in low level routines
- $\blacksquare$ Communicating directly with hardware
- $\blacksquare$  Defines:
	- Interfaces between OS and Hardware
	- Applications interact with OS using *APIs*
	- A module in OS communicate with hardware
	- $\blacksquare$  Power management module interacts with hardware
		- Kernel services (system calls)

# **ACPI**

 $\blacksquare$ States:

•

- •Working  $(G0) \rightarrow$  Sleeping  $(G1)$
- •Idle devices  $\rightarrow$  Sleep states (D0-D3)
- •CPU put to sleep (C0-C3)
- Sleep Substates(S1-S4),
	- •Differ on wake events
- •Soft off state (G2)
- •Mechanical off-state(G3)
- •Legacy state



# **ACPI State Hierarchy (2/3)**

- $\blacksquare$ Global system states (g-state)
- W **G0** : Working
	- **Processor power states (C-state)**
	- Ħ **C0** : normal execution
	- M **C1** : idle
	- C2 : lower power but longer resume latency than C1
	- C3 : lower power but longer resume latency than C2
- **G1** : Sleeping (e.g., suspend, hibernate)
	- **Sleep State (S-state)**
	- **S0-S4**
- **G2** : Soft off (**S5**)
- **G3** : Mechanical off

# **ACPI State Hierarchy (3/3)**



- **G0** : Working
	- **Processor power states (C-state)**

Intel Pentium M at 1.6GHz

- **C0** : normal execution
	- **Performance state (P-State)**
	- **P0:** highest performance, highest power
	- **P1**
	- **Pn**
- **C1, C2, C3**
- **G1** : Sleeping (e.g., suspend, hibernate)
	- **Sleep State (S-state): S0, S1, S2, S3, S4**
- **G2** : Soft off (**S5**)
- **G3** : Mechanical off

#### **Framework for Power Aware Remote Processing**

**Gerald Käfer, Ph.D thesis @ ITI, TU Graz** 





In order to reduce the power consumption of mobile distributed systems, modern devices have to use available wireless networks for remote processing

**Partner: www.xybernaut.com (Fairfax, US)**









#### **Framework for Power Aware Remote Processing (1)**

- AIM Reduction of mobile device's energy consumption by selective task migration to remote network servers.
- Relation between software and energy consumption and transparent code migration! NEED
- Framework for Power Aware Remote Processing IDEA

#### **Framework for Power Aware Remote Processing (2)**

#### **Framework (Working Cycle)**



#### **Framework for Power Aware Remote Processing (3)**

#### Evaluation of AES (Advanced Encryption Standard)



70% savings of energy consumption possible for AES!

# **Wireless ad hoc Sensor Networks and Power Awareness**

# *Wireless Sensor Network*

- Collection of small, locally powered, intelligent sensor nodes
- $\blacksquare$  Communicate detected events over a wireless channel (typically through multi-hop routing).
- $\blacksquare$  WSNs are continuing to receive an escalating research interest, due in part to the considerable range of applications that they are suited to.

CS - ES





 $-46-$ 

# **Applications**

- $\blacksquare$  Environmental monitoring
	- Habitat monitoring
	- $\blacksquare$ Precision agriculture
	- **Security, surveillance**
- $\blacksquare$  Structure and equipment monitoring
	- Structural dynamics
	- $\blacksquare$  Condition-based maintenance
	- Emergency response
- $\blacksquare$  Supply chain monitoring
	- $\blacksquare$  Manufacturing flows, asset tracking
- $\blacksquare$  Context aware computing
	- Information beacons















# **Ubiquitous sensors + Energy Harvesting**



**Energy harvesting: operation almost indefinitely**

# **Introduction Ad-Hoc Networks**

- Ad Hoc is a Latin phrase and means "for this purpose"
- Ad-Hoc Networks
	- Wireless Networks with two or more subscribers
	- No fix infrastructure
	- $\blacksquare$ The connection is established for the duration of one session
	- $\blacksquare$ Devices discover others within range to form a network
	- To reach devices out of the range, devices flood the network with broadcast.
	- Each node forwards every broadcast.

# **Introduction Ad-Hoc Networks**

- Limited Range of the nodes
- **Communication with every node needs multi-hop** networks



# **Wireless Devices and Sensor Networks**

- Ξ Low-end platforms: Mica family, Telos/Tmote, EYES
	- Mica, Mica2, MicaZ, IRIS (Crossbow)
	- 8 bit Atmel AVR MCU, 4-16 MHz, 128-256 kB flash
	- $\blacksquare$  Mica/2: 433/868/916 MHz, 40 kbps, -Z/IRIS: IEEE 802.15.4, 2.4 GHz 250 kbps
	- 4-8 kB RAM, 512 kB data memory
	- 51-pin connector



# **Wireless Devices and Sensor Networks**

- High-end platforms: Stargate, Imote, Sun SPOT
	- Sun SPOT: uses a Sun Java Micro Edition; 180 MHz, 32 bit ARM920T; 512k RAM, 4M flash
	- 2.4 GHz IEEE 802.15.4-enable transceiver





1. Shallow sleep means devices active, but no active threads.

## **Power Awareness**

#### **Hardware Level:**

- Micro Controller Unit (MCU) Energy Aware Software
- Radio
- Sensors
- Battery Design

### **Software Level:**

- 
- Power Aware Computing
- Power Management of Radios
- Power Management of MCU

### **Communication Techniques:**

- Modulation Schemes
- •Link Layer Optimizations
- •Energy Aware Packet Routing/Forwarding
- Traffic Distribution
- Topology Management
- $\bullet$ Computation/Communication Tradeoff

# **Signal Processing in the Network**



- a) Direct Communication
- b) Multi-hop with the basestation
- c) Clustering algorithm
	- Rotating *cluster-head*
	- Data aggregation (e.g. beamforming)
	- Reduces data to the basestation
	- Energy efficience



# *System Partitioning*

- a) All computation is done at the cluster-head
	- 1024-point FFTs
- b) Computating in parallel
	- Greater latency per computation
	- Energy Savings through f and V scaling
	- 44% improvement in energy dissipation



 55 - **Power Aware Computing 2009** 55

# **Components for mobile PA ES**

**Energy storage structures** 

**Energy harvesting devices** 

# **Energy storage structures**

- **Primary (not rechargeable)** 
	- Batteries
	- Nuclear microbatteries
	- Fuel cells
- **Secondary (rechargeable)** 
	- Accumulators
	- Ultracapacitors

# **Energy storage structures**

- $\blacksquare$ **Batteries** 
	- + common
	- battery effects
- **Microbatteries** 
	- + very small size
	- very low capacity
- Fuel cells
	- + high energy density
	- low efficiency at ambient temperature
	- low voltage
- **Electrochemical capacitors** 
	- + no battery effects
	- + high cycle life



© Infinite Power Solutions, Inc.





# **Energy harvesting devices**

- Solar cells
	- + Stable voltage output
	- Low efficiency
- **Thermoelectric generators** High temperature difference required
- **Piezoelectric generators** 
	- -Vibration source required
- **Nuclear microbatteries** 
	- + Extremely long lifetime
	- Low power output
- CS-ES Difficult to obtain







© Smart Material Corp.



## **Energy harvesting devices – www.micropelt.com**





#### » TE-Power PROBE (» Buy at Mouser)

Screw or plug-in thermoharvester for dry or direct liquid attach. Optimized for natural convection

- · High-performance heatsink
- · Voltage and energy storage preselect
- · Threaded dry attach or T-joint to liquid

## **e.g. energy harvesting device – solar cell**

- $\blacksquare$  For general purpose applications solar cells are suited best
	- For certain specific areas thermogenerators and piezogenerators may be suitable as well
- $\blacksquare$  PowerFilm Inc. SP3-37
	- Good results under various conditions
	- Small, thin and flexible



© PowerFilm Inc.



Sources: [Trummer-2006], [Janek-2007]

# **e.g. higher class RFID tag**

- Identec Solutions GmbH, i-Q tag
	- Measures temperature
	- **100-meter read/write range**
	- $\blacksquare$  Batteries last approx. 6 years
		- 600 x 16 byte read cycles / day
- Analysis of the working principle
- Evaluation of the energy dissipation
	- Standby mode: ~60%
	- Temperature logging: ~16%
	- Reader interrogation: ~14%
	- $\blacksquare$ Memory Read (16 byte): ~10%
- **Recording of the power profiles**







# **Motivation (1)**





Ubiquitous sensors

 $\triangleright$  Elements

 $\triangleright$  Higher class RFID tags<sup>1</sup>

Wireless Sensor Nodes



Goal: autonomous operation



State-of-the-art higher class RFID tag lifetime: 3-4 years

State-of-the-art Wireless Senor Node lifetime: < 1 year

 $\triangleright$  Issue: limited lifetime

 $1$  RFID tag classification according EPCglobal Inc. Higher class RFID tag = RFID tag with sensors and energy source

# **Architecture design for Energy Harvesting Sensors**

 $\triangleright$  Standby power reduction – energy harvesting

- $\triangleright$  Integration: energy harvesting devices
- **≻ Redesign: energy storage architecture**
- Benefit: doubled lifetime (non-optimized architecture) 7,5 years vs. 4 years



CS - ESen andere en de statistike en de statistik

# **Novel architecture design for Energy Harvesting Sensors: higher class RFID tag**

