





**REVIEW:  
Energy**




© Hugo De Man, IMEC, Philips, 2007

## REVIEW: DSP



## REVIEW: Single-instruction, multiple-data (SIMD)

- Multimedia instructions exploit that many registers, adders etc are quite wide (32/64 bit),
- whereas most multimedia data types are narrow (e.g. 8 bit per color, 16 bit per audio sample per channel)
- ☞ 2-8 values can be stored per register and added. E.g.:




# Pentium MMX

**Example:**  
Scaled interpolation between two images

Next word = next pixel, same color.


4 pixels processed at a time.

BF - ES



## REVIEW: VLIW

- Instructions included in long instruction packets. Instruction packets are assumed to be executed in parallel.
- Fixed association of packet bits with functional units.




BF - ES

- 6 -

## EPIC: TMS 320C6xx as an example

1 Bit per instruction encodes end of parallel exec.



Cycle	Instruction
1	A
2	B C D
3	E F G

Instructions B, C and D use disjoint functional units, cross paths and other data path resources. The same is also true for E, F and G.


Parallel execution cannot span several packets.

BF - ES

- 7 -

## Partitioned register files


- Many memory ports are required to supply enough operands per cycle.
  - Memories with many ports are expensive.
- ☞ Registers are partitioned into (typically 2) sets, e.g. for TI C60x:



BF - ES

- 8 -

## REVIEW: Branch delay penalty



The execution of many instructions has been started before it is realized that a branch was required.

Nullifying those instructions would waste compute power

- ☞ Executing those instructions is declared a feature, not a bug.
- ☞ How to fill all “delay slots” with useful instructions?
- ☞ Avoid branches wherever possible.

BF - ES

- 9 -

## Predicated execution: Implementing IF-statements „branch-free“

Conditional Instruction „[c] I“ consists of:

- condition c
- instruction I

**c = true => I executed**  
**c = false => NOP**

BF - ES

- 10 -

## Predicated execution: Implementing IF-statements „branch-free“: TI C6x

```

if (c)
{ a = x + y;
  b = x + z;
}
else
{ a = x - y;
  b = x - z;
}
    
```

**Conditional branch**

```

[c] B L1
    NOP 5
    B L2
    NOP 4
L1:  SUB x,y,a
    || SUB x,z,b
L2:  ADD x,y,a
    || ADD x,z,b
    
```

max. 12 cycles

**Predicated execution**

```


[c] ADD x,y,a
|| [c] ADD x,z,b
|| [!c] SUB x,y,a
|| [!c] SUB x,z,b
    
```

1 cycle

BF - ES

- 11 -

## REVIEW: Energy



© Hugo De Man,  
IMEC, Philips, 2007

BF - ES

- 12 -


## Reconfigurable Logic

- Full custom chips may be too expensive, software too slow.
- Combine the speed of HW with the flexibility of SW
  - ☞ HW with programmable functions and interconnect.
  - ☞ Use of configurable hardware;  
common form: field programmable gate arrays (FPGAs)
- ☞ Applications: bit-oriented algorithms like
  - encryption,
  - fast “object recognition” (medical and military)
  - Adapting mobile phones to different standards.
- Popular devices from
  - XILINX (XILINX Virtex 6 are recent devices)
  - Actel, Altera and others

BF - ES

- 13 -


## Floor-plan of VIRTEX II FPGAs



BF - ES

- 14 -


## Virtex 5 Configurable Logic Block (CLB)



BF - ES

- 15 -

## Virtex 5 Slice (simplified)





BF - ES

- 16 -

Memories typically used as look-up tables to implement any Boolean function of  $\leq 6$  variables.






## Code-size efficiency

- **Compression techniques (continued):**

- 2nd instruction set, e.g. ARM Thumb instruction set:



Dynamically decoded at run-time

- Reduction to 65-70 % of original code size
- 130% of ARM performance with 8/16 bit memory
- 85% of ARM performance with 32-bit memory


[ARM, R. Gupta]

Same approach for LSI TinyRisc, ...  
Requires support by compiler, assembler etc.

BF - ES

- 19 -

## Dictionary approach



Uncompressed storage of  $a$   $d$ -bit-wide instructions requires  $axd$  bits.

In compressed code, each instruction pattern is stored only once.

Hopefully,  $axb + cx d < axd$ .

Called nanoprogramming in the Motorola 68000.


small

BF - ES

- 20 -

## Memory

- Speed gap between processor and main DRAM increases



[P. Machanik: Approaches to Addressing the Memory Wall, TR Nov. 2002, U. Brisbane]


BF - ES

Similar problems also for embedded systems

- Memory access times >> processor cycle times
- "Memory wall" problem

- 21 -

## Clock speed




BF - ES

Copyright © 2011, Elsevier Inc. All rights Reserved.  
[Hennessy/Patterson: Computer Architecture, 5th ed., 2011]

- 22 -

## Parallel performance




Copyright © 2011, Elsevier Inc. All rights Reserved.  
[Hennessy/Patterson: Computer Architecture, 5th ed., 2011]

- 23 -


## Hierarchical memories using scratch pad memories (SPM)

SPM is a small, physically separate memory mapped into the address space


Address space



Hierarchy



no tag memory




Selection is by an appropriate address decoder (simple!)

BF - ES

- 24 -


## Energy consumption per memory access



BF - ES

- 25 -

## Communication



BF - ES

- 26 -

## Communication requirements

- Real-time behavior
- Efficient, economical  
(e.g. centralized power supply)
- Appropriate bandwidth and communication delay
- Robustness
- Fault tolerance
- Diagnosability
- Maintainability
- Security
- Safety

BF - ES


- 27 -

## Basic techniques: Electrical robustness

- Single-ended vs. differential signals



Voltage at input of Op-Amp positive → '1'; otherwise → '0'



Combined with twisted pairs; Most noise added to both wires.

BF - ES

- 28 -

## Evaluation

- **Advantages:**

- Subtraction removes most of the noise
- Changes of voltage levels have no effect
- Reduced importance of ground wiring
- Higher speed

- **Disadvantages:**

- Requires negative voltages
- Increased number of wires and connectors

- **Applications:**


- USB, FireWire, ISDN
- Ethernet (STP/UTP CAT 5/6 cables)
- differential SCSI
- High-quality analog audio signals (XLR)

BF - ES

- 29 -

## Priority-based arbitration of communication media

For example, consider a bus



- Bus arbitration (allocation) is frequently priority-based
- ☞ Communication delay depends on communication traffic of other partners
- ☞ No tight real-time guarantees, except for highest priority partner

BF - ES

- 30 -

## Ethernet


- Carrier-sense multiple-access/collision-**detection** (CSMA/**CD**, Standard Ethernet): no guaranteed response time.
- Alternatives:
  - token rings, token busses
  - Carrier-sense multiple-access/collision-**avoidance** (CSMA/**CA**)
    - WLAN techniques with request preceding transmission
    - Each partner gets an ID (priority).  
After bus transfer: partners try setting their ID on the bus; Partners detecting higher ID disconnect themselves. Highest priority partner gets guaranteed response time; others only if they are given a chance.

BF - ES

- 31 -

## Time division multiple access (TDMA) busses

- Each communication partner is assigned a fixed time slot. Example:



<http://www.ece.cmu.edu/~koopman/jtdma/jtdma.html#classical>

[E. Wandeler, L. Thiele: Optimal TDMA Time Slot and Cycle Length Allocation for Hard Real-Time Systems, ASP-DAC, 2006]

- Master sends sync
- Some waiting time
- Each slave transmits in its time slot
- **TDMA resources have a deterministic timing behavior**
- **TDMA provides QoS guarantees in networks on chips**

BF - ES

- 32 -