

# Verification – Lecture 25

## Region Graphs

Bernd Finkbeiner – Sven Schewe  
Rayna Dimitrova – Lars Kuhtz – Anne Proetzsch

Wintersemester 2007/2008

REVIEW

### Timed automaton

A *timed automaton* is a tuple

$$TA = (Loc, Act, C, \rightsquigarrow, Loc_0, inv, AP, L) \quad \text{where:}$$

- $Loc$  is a finite set of locations.
- $Loc_0 \subseteq Loc$  is a set of initial locations
- $C$  is a finite set of clocks
- $L : Loc \rightarrow 2^{AP}$  is a labeling function for the locations
- $\rightsquigarrow \subseteq Loc \times CC(C) \times Act \times 2^C \times Loc$  is a transition relation, and
- $inv : Loc \rightarrow CC(C)$  is an invariant-assignment function

## Timed automaton semantics

For timed automaton  $TA = (Loc, Act, C, \rightsquigarrow, Loc_0, inv, AP, L)$ :  
state graph  $S(TA) = (Q, Q_0, E, L')$  over  $AP'$  where:

- $Q = Loc \times val(C)$ , state  $s = \langle \ell, v \rangle$  for location  $\ell$  and clock valuation  $v$
- $Q_0 = \{ \langle \ell_0, v_0 \rangle \mid \ell_0 \in Loc_0 \wedge v_0(x) = 0 \text{ for all } x \in C \}$
- $AP' = AP \cup ACC(C)$
- $L'(\langle \ell, v \rangle) = L(\ell) \cup \{ g \in ACC(C) \mid v \models g \}$
- $E$  is the edge set defined on the next slide

## Timed automaton semantics

The edge set  $E$  consist of the following two types of transitions:

- **Discrete** transition:  $\langle \ell, v \rangle \xrightarrow{\alpha} \langle \ell', v' \rangle$  if all following conditions hold:
  - there is an edge labeled  $(g : \alpha, D)$  from location  $\ell$  to  $\ell'$  such that:
  - $g$  is satisfied by  $v$ , i.e.,  $v \models g$
  - $v' = v$  with all clocks in  $D$  reset to 0, i.e.,  $v' = \text{reset } D \text{ in } v$
  - $v'$  fulfills the invariant of location  $\ell'$ , i.e.,  $v' \models inv(\ell')$
- **Delay** transition:  $\langle \ell, v \rangle \xrightarrow{d} \langle \ell, v+d \rangle$  for positive real  $d$ 
  - if for **any**  $0 \leq d' \leq d$  the invariant of  $\ell$  holds for  $v+d'$ , i.e.  $v+d' \models inv(\ell)$

## Timelock

- State  $s \in S(TA)$  contains a *timelock* if  $Paths_{div}(s) = \emptyset$ 
  - there is no behavior in  $s$  where time can progress *ad infinitum*
  - clearly: any terminal state contains a timelock (but also non-terminal states may do)
  - terminal location does not necessarily yield a state with timelock (e.g.  $inv = true$ )
- $TA$  is *timelock-free* if no state in  $Reach(S(TA))$  contains a timelock
- Timelocks are considered as *modeling flaws* that should be avoided

## Zenoness

- A  $TA$  that performs infinitely many actions in finite time is *Zeno*
- Path  $\pi$  in  $S(TA)$  is *Zeno* if:
  - it is time-convergent, and
  - infinitely many actions  $\alpha \in Act$  are executed along  $\pi$
- $TA$  is *non-Zeno* if there does not exist an initial Zeno path in  $S(TA)$ 
  - any  $\pi$  in  $S(TA)$  is time-divergent or
  - is time-convergent with nearly all (i.e., all except for finitely many) transitions being delay transitions
- Zeno paths are considered as *modeling flaws* that should be avoided

## Timed CTL

Syntax of TCTL *state-formulas* over  $AP$  and set  $C$ :

$$\Phi ::= \text{true} \mid a \mid g \mid \Phi \wedge \Phi \mid \neg \Phi \mid \exists \varphi \mid \forall \varphi$$

where  $a \in AP$ ,  $g \in ACC(C)$  and  $\varphi$  is a path-formula defined by:

$$\varphi ::= \Phi U^J \Phi$$

where  $J \subseteq \mathbb{R}_{\geq 0}$  is an interval whose bounds are naturals

Forms of  $J$ :  $[n, m]$ ,  $(n, m]$ ,  $[n, m)$  or  $(n, m)$  for  $n, m \in \mathbb{N}$  and  $n \leq m$

for right-open intervals,  $m = \infty$  is also allowed

## Some abbreviations

- $\diamond^J \Phi = \text{true} U^J \Phi$
- $\exists \square^J \Phi = \neg \forall \diamond^J \neg \Phi$  and  $\forall \square^J \Phi = \neg \exists \diamond^J \neg \Phi$
- $\diamond \Phi = \diamond^{[0, \infty)} \Phi$  and  $\square \Phi = \square^{[0, \infty)} \Phi$

## Semantics of TCTL

For state  $s = \langle \ell, \eta \rangle$  in  $S(TA)$  the satisfaction relation  $\models$  is defined by:

$s \models \text{true}$	
$s \models a$	iff $a \in L(\ell)$
$s \models g$	iff $\eta \models g$
$s \models \neg \Phi$	iff not $s \models \Phi$
$s \models \Phi \wedge \Psi$	iff $(s \models \Phi)$ and $(s \models \Psi)$
$s \models \exists \varphi$	iff $\pi \models \varphi$ for some $\pi \in \text{Paths}_{div}(s)$
$s \models \forall \varphi$	iff $\pi \models \varphi$ for all $\pi \in \text{Paths}_{div}(s)$

path quantification over time-divergent paths only

## Semantics of TCTL

For time-divergent path  $\pi \in s_0 \xrightarrow{d_0} s_1 \xrightarrow{d_1} \dots$ :

$$\pi \models \Phi \text{ U}^J \Psi$$

iff

$$\exists i \geq 0. s_i + d \models \Psi \text{ for some } d \in [0, d_i] \text{ with } \sum_{k=0}^{i-1} d_k + d \in J$$

and

$$\forall j \leq i. s_j + d' \models \Phi \vee \Psi \text{ for every } d' \in [0, d_j] \text{ with } \sum_{k=0}^{j-1} d_k + d' \leq \sum_{k=0}^{i-1} d_k + d$$

## TCTL-semantics for timed automata

- Let  $TA$  be a timed automaton with clocks  $C$  and locations  $Loc$
- For TCTL-state-formula  $\Phi$ , the *satisfaction set*  $Sat(\Phi)$  is defined by:

$$Sat(\Phi) = \{s \in Loc \times Eval(C) \mid s \models \Phi\}$$

- $TA$  satisfies TCTL-formula  $\Phi$  iff  $\Phi$  holds in all initial states of  $TA$ :

$$TA \models \Phi \quad \text{if and only if} \quad \forall \ell_0 \in Loc_0. \langle \ell_0, \eta_0 \rangle \models \Phi$$

where  $\eta_0(x) = 0$  for all  $x \in C$

## Timed CTL versus CTL

- Due to ignoring time-convergent paths in TCTL semantics, possibly:

$$\underbrace{S(TA) \models_{\text{TCTL}} \forall \varphi}_{\text{TCTL semantics}} \quad \text{but} \quad \underbrace{S(TA) \not\models_{\text{CTL}} \forall \varphi}_{\text{CTL semantics}}$$

– CTL semantics considers all paths, timed CTL only time-divergent paths

- For  $\Phi = \forall \square(on \rightarrow \forall \diamond off)$  and the light switch

$$S(\text{Switch}) \models_{\text{TCTL}} \Phi \quad \text{whereas} \quad S(TA) \not\models_{\text{CTL}} \Phi$$

– there are time-convergent paths on which location *on* is never left

## Characterizing timelock

- TCTL semantics is also well-defined for  $TA$  with timelock
- A state is *timelock-free* if and only if it satisfies  $\exists \square \text{true}$ 
  - some time-divergent path satisfies  $\square \text{true}$ , i.e., there is  $\geq 1$  time-divergent path
  - note: for fair CTL, the states in which a fair path starts also satisfy  $\exists \square \text{true}$
- $TA$  is timelock-free iff  $\forall s \in \text{Reach}(S(TA)): s \models \exists \square \text{true}$
- Timelocks can thus be checked by model checking

## TCTL model checking

- TCTL model-checking problem:  $TA \models \Phi$  for non-Zeno  $TA$

$$\underbrace{TA \models \Phi}_{\text{timed automaton}} \quad \text{iff} \quad \underbrace{S(TA) \models \Phi}_{\text{infinite state graph}}$$

- Idea: consider a finite region graph  $RG(TA)$
- Transform TCTL formula  $\Phi$  into an “equivalent” CTL-formula  $\widehat{\Phi}$
- Then:  $TA \models_{\text{TCTL}} \Phi$  iff  $\underbrace{RG(TA)}_{\text{finite state graph}} \models_{\text{CTL}} \widehat{\Phi}$

## Eliminating timing parameters

- Eliminate all intervals  $J \neq [0, \infty)$  from TCTL formulas
  - introduce a fresh clock,  $z$  say, that does not occur in  $TA$
  - $s \models \exists \diamond^J \Phi$  iff reset  $z$  in  $s \models \diamond(z \in J \wedge \Phi)$
- Formally: for any state  $s$  of  $S(TA)$  it holds:

$$s \models \exists \Phi U^J \Psi \quad \text{iff} \quad \underbrace{s\{z := 0\}}_{\text{state in } S(TA \oplus z)} \models \exists ((\Phi \vee \Psi) U (z \in J) \wedge \Psi)$$

$$s \models \forall \Phi U^J \Psi \quad \text{iff} \quad \underbrace{s\{z := 0\}}_{\text{state in } S(TA \oplus z)} \models \forall ((\Phi \vee \Psi) U (z \in J) \wedge \Psi)$$

- where  $TA \oplus z$  is  $TA$  (over  $C$ ) extended with  $z \notin C$

## Clock equivalence

Impose an equivalence, denoted  $\cong$ , on the clock valuations such that:

- (A) Equivalent clock valuations satisfy the same clock constraints  $g$  in  $TA$  and  $\Phi$ :

$$\eta \cong \eta' \Rightarrow (\eta \models g \quad \text{iff} \quad \eta' \models g)$$

- **no** diagonal clock constraints are considered
- all the constraints in  $TA$  and  $\Phi$  are thus either of the form  $x \leq c$  or  $x < c$

- (B) Time-divergent paths emanating from equivalent states are equivalent

- this property guarantees that equivalent states satisfy the same path formulas

- (C) The number of equivalence classes under  $\cong$  is finite



## First observation

- $\eta \models x < c$  whenever  $\eta(x) < c$ , or equivalently,  $\lfloor \eta(x) \rfloor < c$ 
  - $\lfloor d \rfloor = \max\{c \in \mathbb{N} \mid c \leq d\}$  and  $\text{frac}(d) = d - \lfloor d \rfloor$
- $\eta \models x \leq c$  whenever  $\lfloor \eta(x) \rfloor < c$  or  $\lfloor \eta(x) \rfloor = c$  and  $\text{frac}(\eta(x)) = 0$

$\Rightarrow \eta \models g$  only depends on  $\lfloor \eta(x) \rfloor$ , and whether  $\text{frac}(\eta(x)) = 0$

- Initial suggestion: clock valuations  $\eta$  and  $\eta'$  are equivalent if:

$$\lfloor \eta(x) \rfloor = \lfloor \eta'(x) \rfloor \quad \text{and} \quad \text{frac}(\eta(x)) = 0 \text{ iff } \text{frac}(\eta'(x)) = 0$$

- **Note:** it is crucial that in  $x < c$  and  $x \leq c$ ,  $c$  is a natural

## Second observation

- Consider location  $\ell$  with  $\text{inv}(\ell) = \text{true}$  and only outgoing transitions:
  - one guarded with  $x \geq 2$  (action  $\alpha$ ) and  $y > 1$  (action  $\beta$ )
- Let state  $s = \langle \ell, \eta \rangle$  with  $1 < \eta(x) < 2$  and  $0 < \eta(y) < 1$ 
  - $\alpha$  and  $\beta$  are disabled, only time may elapse
- Transition that is enabled next depends on  $x < y$  or  $x \geq y$ 
  - e.g., if  $\text{frac}(\eta(x)) \geq \text{frac}(\eta(y))$ , action  $\alpha$  is enabled first
- Suggestion for strengthening of initial proposal for all  $x, y \in C$  by:

$$\text{frac}(\eta(x)) \leq \text{frac}(\eta(y)) \quad \text{if and only if} \quad \text{frac}(\eta'(x)) \leq \text{frac}(\eta'(y))$$

## Final observation

- So far, clock equivalence yield a denumerable though not finite quotient
- For  $TA \models \Phi$  only the clock constraints in  $TA$  and  $\Phi$  are relevant
  - let  $c_x \in \mathbb{N}$  the *largest constant* with which  $x$  is compared in  $TA$  or  $\Phi$

$\Rightarrow$  If  $\eta(x) > c_x$  then the actual value of  $x$  is irrelevant

- constraints on  $\cong$  so far are only relevant for clock values of  $x$  ( $y$ ) up to  $c_x$  ( $c_y$ )

## Clock equivalence

Clock valuations  $\eta, \eta' \in \text{Eval}(C)$  are *equivalent*, denoted  $\eta \cong \eta'$ , if:

(1) for any  $x \in C$ :  $(\eta(x) > c_x) \wedge (\eta'(x) > c_x)$  or  $(\eta(x) \leq c_x) \wedge (\eta'(x) \leq c_x)$

(2) for any  $x \in C$ : if  $\eta(x), \eta'(x) \leq c_x$  then:

$$\lfloor \eta(x) \rfloor = \lfloor \eta'(x) \rfloor \quad \text{and} \quad \text{frac}(\eta(x)) = 0 \text{ iff } \text{frac}(\eta_2(x)) = 0$$

(3) for any  $x, y \in C$ : if  $\eta(x), \eta'(x) \leq c_x$  and  $\eta(y), \eta'(y) \leq c_y$ , then:

$$\text{frac}(\eta(x)) \leq \text{frac}(\eta(y)) \quad \text{iff} \quad \text{frac}(\eta'(x)) \leq \text{frac}(\eta'(y)).$$

$$s \cong s' \quad \text{iff} \quad \ell = \ell' \quad \text{and} \quad \eta \cong \eta'$$

# Regions

- The *clock region* of  $\eta \in Eval(C)$ , denoted  $[\eta]$ , is defined by:

$$[\eta] = \{ \eta' \in Eval(C) \mid \eta \cong \eta' \}$$

- The *state region* of  $s = \langle \ell, \eta \rangle \in S(TA)$  is defined by:

$$[s] = \langle \ell, [\eta] \rangle = \{ \langle s, \eta' \rangle \mid \eta' \in [\eta] \}$$

## Number of regions

The *number of clock regions* is bounded from below and above by:

$$|C|! * \prod_{x \in C} c_x \leq \underbrace{|Eval(C)/\cong|}_{\text{number of regions}} \leq |C|! * 2^{|C|-1} * \prod_{x \in C} (2c_x + 2)$$

where for the upper bound it is assumed that  $c_x \geq 1$  for any  $x \in C$

the number of state regions is  $|Loc|$  times larger

## Preservation of atomic properties

1. For  $\eta, \eta' \in \text{Eval}(C)$  such that  $\eta \cong \eta'$ :

$$\eta \models g \quad \text{if and only if} \quad \eta' \models g \quad \text{for any } g \in AP' \setminus AP$$

2. For  $s, s' \in S(TA)$  such that  $s \cong s'$ :

$$s \models a \quad \text{if and only if} \quad s' \models a \quad \text{for any } a \in AP'$$

where  $AP'$  includes all atomic propositions and atomic clock constraints in  $TA$  and  $\Phi$ .

## Clock equivalence is a bisimulation

Clock equivalence is a bisimulation equivalence over  $AP'$

## Unbounded and successor regions

- Clock region  $r_\infty = \{ \eta \in Eval(C) \mid \forall x \in C. \eta(x) > c_x \}$  is *unbounded*
- $r'$  is the *successor (clock) region* of  $r$ , denoted  $r' = succ(r)$ , if either:
  1.  $r = r_\infty$  and  $r = r'$ , or
  2.  $r \neq r_\infty, r \neq r'$  and  $\forall \eta \in r$ :

$$\exists d \in \mathbb{R}_{>0}. (\eta + d \in r' \quad \text{and} \quad \forall 0 \leq d' \leq d. \eta + d' \in r \cup r')$$


- The *successor region*:  $succ(\langle \ell, r \rangle) = \langle \ell, succ(r) \rangle$

## Region Graph

For non-Zeno  $TA = (Loc, Act, C, \rightsquigarrow, Loc_0, inv, AP, L)$  with  $S(TA) = (Q, Q_0, E, L)$  let  $RG(TA, \Phi) = (Q', Q'_0, E', L')$  with

- $Q' = Q / \cong = \{ [q] \mid q \in Q \}$  and  $Q'_0 = \{ [q] \mid q \in Q_0 \}$ ,
- $L'(\langle \ell, r \rangle) = L(\ell) \cup \{ g \in AP' \setminus AP \mid r \models g \}$
- $E'$  consists of two types of edges:
  - **Discrete transitions:**  $\langle \ell, r \rangle \xrightarrow{\alpha}' \langle \ell', \text{reset } D \text{ in } r \rangle$   
if  $\ell \xrightarrow{g:\alpha,D} \ell'$  and  $r \models g$  and  $\text{reset } D \text{ in } r \models inv(\ell')$ ;
  - **Delay transitions:**  $\langle \ell, r \rangle \xrightarrow{\tau}' \langle \ell, succ(r) \rangle$   
if  $r \models inv(\ell)$  and  $succ(r) \models inv(\ell)$

## Example: simple light switch



## Time convergence

For non-Zeno  $TA$  and  $\pi = s_0 s_1 s_2 \dots$  an initial, infinite path in  $S(TA)$ :

(a)  $\pi$  is *time-convergent*  $\Rightarrow \exists$  state region  $\langle \ell, r \rangle$  such that for some  $j$ :

$$s_i \in \langle \ell, r \rangle \text{ for all } i \geq j$$

(b) If  $\exists$  state region  $\langle \ell, r \rangle$  with  $r \neq r_\infty$  and an index  $j$  such that:

$$s_i \in \langle \ell, r \rangle \text{ for all } i \geq j$$


then  $\pi$  is *time-convergent*

# Timelock freedom

For non-Zeno  $TA$ :

$TA$  is timelock-free iff no reachable state in  $RG(TA)$  is terminal

## Example



# Correctness theorem

Let  $TA$  be a non-Zeno timed automaton and  $\Phi$  a  $TCTL_{\diamond}$  formula. Then:



$$\underbrace{TA \models \Phi}_{\text{TCTL semantics}} \quad \text{iff} \quad \underbrace{RG(TA, \Phi) \models \Phi}_{\text{CTL semantics}}$$

## Zones


- Clock constraints are *conjunctions* of atomic constraints
  - $x \prec c$  and  $x - y \prec c$  for  $\prec \in \{<, \leq, =, \geq, >\}$
  - restrict to  $TA$  with *only conjunctive clock constraints*
  - and (as before) assume no difference clock constraints
- A *clock zone* is the set of clock valuations that satisfy a clock constraint
  - a clock zone for  $g$  is the maximal set of clock valuations satisfying  $g$
- Clock zone of  $g$ :  $\llbracket g \rrbracket = \{\eta \in \text{Eval}(C) \mid \eta \models g\}$ 
  - use  $z, z'$  and so on to range over zones
- The *state zone* of  $s = \langle \ell, \eta \rangle \in S(TA)$  is  $\langle \ell, z \rangle$  with  $\eta \in z$




# Zone automaton: intuition




leaving initial




entering first




leaving first



entering second



leaving second



entering third